收藏本站
DMA Control Registers 5–0 (DCR[5–0])
Table 4-11. DMA Control Register (DCR) Bit Definitions (Continued)
Bit
Number
18–17
Bit Name
DPR[1–0]
Reset
Value
0
DMA Channel Priority
Description
Define the DMA channel priority relative to the other DMA channels and to the core priority if
an external bus access is required. For pending DMA transfers, the DMA controller
compares channel priority levels to determine which channel can activate the next word
transfer. This decision is required because all channels use common resources, such as the
DMA address generation logic, buses, and so forth.
DPR[1–0]
00
01
10
11
Channel Priority
Priority level 0 (lowest)
Priority level 1
Priority level 2
Priority level 3 (highest)
If all or some channels have the same priority, then channels are activated in a
round-robin fashion—that is, channel 0 is activated to transfer one word, followed by
channel 1, then channel 2, and so on.
If channels have different priorities, the highest priority channel executes DMA
transfers and continues for its pending DMA transfers.
If a lower-priority channel is executing DMA transfers when a higher priority channel
receives a transfer request, the lower-priority channel finishes the current word
transfer and arbitration starts again.
If some channels with the same priority are active in a round-robin fashion and a new
higher-priority channel receives a transfer request, the higher-priority channel is
granted transfer access after the current word transfer is complete. After the
higher-priority channel transfers are complete, the round-robin transfers continue. The
order of transfers in the round-robin mode may change, but the algorithm remains the
same.
The DPR bits also determine the DMA priority relative to the core priority for external
bus access. Arbitration uses the current active DMA priority, the core priority defined
by the SR bits CP[1–0], and the core-DMA priority defined by the OMR bits CDP[1–0].
Priority of core accesses to external memory is as follows:
DSP56311 User’s Manual, Rev. 2
Freescale Semiconductor
4-29
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT